Research Article Open Access

Field Programmable Gate Arrays based Design, Implementation and Delay Study of Braun's Multipliers

Muhammad H. Rais and Mohammed H. Al Mijalli

Abstract

Problem statement: Parallel array multipliers are required to achieve high execution speed for Digital Signal Processing (DSP) applications. Approach: The purpose of this article is to investigate Field Programmable Gate Arrays (FPGAs) implementation of standard Braun’s multipliers on Spartan-3AN, Virtex-2, Virtex-4 and Virtex-5 FPGAs using Very high speed integrated circuit Hardware Description Language (VHDL). The delay study was analyzed using Analysis Of Variance (ANOVA) method using the software Statistical Package for Social Science (SPSS) with a 0.05 confidence level was used to compare the FPGA devices. Results: The FPGA resource utilization by Virtex-5 is the lowest in value for 4×4, 6×6, 8×8 and 12×12-bit Braun’s multipliers as compared to Spartan-3AN, Virtex-2 and Virtex-4 FPGAs. The average connection delays in Virtex-2 shows consistency and gradual increase in value as the size of multiplier increased. Virtex-2 FPGA demonstrates lower average connection delays as compared to Spartan-3AN, Virtex-4 and Virtex-5 FPGAs. For the maximum pin delay same observations are obtained for Virtex-2 FPGA. The anomalies in maximum pin delay and average connection delay are observed in Virtex-5, Virtex-4 and Spartan-3AN FPGAs. FPGA devices also demonstrate that as the size of multipliers increases their mean latency value is also increases. Conclusion: The FPGA resource utilization by Virtex-5 is the lowest in value for 4×4, 6×6, 8×8 and 12×12-bit Braun’s multipliers as compared to Spartan-3AN, Virtex-2 and Virtex-4 FPGAs. Even value obtained for Virtex-5 FPGA for 4×4 bit standard Braun’s multiplier for number of occupied slices and look up tables are lower in value than reported in literature.

Journal of Computer Science
Volume 7 No. 12, 2011, 1894-1899

DOI: https://doi.org/10.3844/jcssp.2011.1894.1899

Submitted On: 23 August 2011 Published On: 22 October 2011

How to Cite: Rais, M. H. & Al Mijalli, M. H. (2011). Field Programmable Gate Arrays based Design, Implementation and Delay Study of Braun's Multipliers. Journal of Computer Science, 7(12), 1894-1899. https://doi.org/10.3844/jcssp.2011.1894.1899

  • 2,368 Views
  • 2,364 Downloads
  • 0 Citations

Download

Keywords

  • Application Specific Integrated Circuits (ASICs)
  • Field Programmable Gate Arrays (FPGAs)
  • Spartan-3AN
  • Digital Signal Processing (DSP)
  • General Purpose Signal Processor (GPSP)