Research Article Open Access

Ultra Low Power MUX Based Compressors for Wallace and Dadda Multipliers in Sub-threshold Regime

Priya Gupta1, Anu Gupta1 and Abhijit Asati1
  • 1 BITS Pilani, India
American Journal of Engineering and Applied Sciences
Volume 8 No. 4, 2015, 702-716

DOI: https://doi.org/10.3844/ajeassp.2015.702.716

Submitted On: 4 March 2015 Published On: 17 November 2015

How to Cite: Gupta, P., Gupta, A. & Asati, A. (2015). Ultra Low Power MUX Based Compressors for Wallace and Dadda Multipliers in Sub-threshold Regime. American Journal of Engineering and Applied Sciences, 8(4), 702-716. https://doi.org/10.3844/ajeassp.2015.702.716

Abstract

The computing efficiency of modern column compression multipliers offers a highly efficient solution to the binary multiplication problem and is well suited for VLSI implementations. The various analyses are established more on compressors circuits particularly with Multiplexer (MUX) design. Conventionally, compressors are anatomized into XOR gate and MUX design. In this study, fully MUX based compressors, utilizing the CMOS transmission gate logic have been proposed to optimize the overall Power-Delay-Product (PDP). The proposed compressors are also used in the design and comparative analysis of 4×4-bit and 8×8-bit Wallace and Dadda multipliers operating in sub-threshold regime. The multipliers based on the proposed compressor designs have been simulated using 45 nm CMOS technology at various supply voltages, ranging from 0.3 to 0.5 V. The result shows on an average 89% improvement in the PDP of the proposed compressor blocks, when compared with the existing published results in sub-threshold regime. The multipliers designed using the proposed compressor blocks also show improved results.

  • 959 Views
  • 1,286 Downloads
  • 0 Citations

Download

Keywords

  • Sub-Threshold Regime
  • Compressors
  • Wallace
  • Dadda
  • Han-Carlson Adder