Application Specific Integrated Circuits Design and Implementation of Rademacher and Walsh Functions

Abbasi, A., A.R.M. Alamoud and S.A. Abbasi

Department of Electrical Engineering, College of Engineering, King Saud University, Riyadh-11421, Saudi Arabia

ABSTRACT

The orthogonal functions, specially the Rademacher and Walsh functions are being increasingly used in Digital Signal Processing (DSP). Today’s DSP applications require fast processing time in order to meet the challenges of the real time systems. State-of-the-art implementation technologies are therefore being used. This study describes the design and implementation of Rademacher and Walsh functions targeted to the state-of-the-art Cell Based Integrated Circuits (CBIC) technology. High level design techniques are used with the help of advanced EDA tools from SYNOPSYS International. Optimized VHDL models have been developed and used for design entry. The design is thoroughly verified using advanced verifications tools. The design is implemented and processing has been done with 90 nm CMOS Technology from TSMC foundry. It is observed that the results obtained, are far better than the FPGA implementation reported earlier in the literature.

Keywords: ASIC, CBIC, Rademacher Functions, Walsh Functions

1. INTRODUCTION

Digital Signal Processing is well known for processing of digital signals and it requires high speed and fast processing time to meet today’s real world applications. With developing technology, more complex algorithms are evolving. Therefore to realize these algorithms for real world applications hardware implementation is necessary. Field Programmable Gate Arrays (FPGAs) are good choice for hardware realization but with limitations in design optimization. Furthermore, FPGA implementation is good for prototyping where, the aim is to predict the behavior of design in real world applications, there are many DSP systems reported in literature few of them are (Palaniappan and Zulkifli, 2007; Benhamid and Othman, 2009; Rais et al., 2010; Rais, 2010; Teymourzadeh et al., 2010). Application Specific Integrated Circuits (ASIC) is the most feasible technology to realize DSP algorithms and any other complex algorithm, without much limitations in optimizing the design. Furthermore, as the technology is emerging, fabrication of increasingly larger number gates is becoming possible in an ASIC that makes it highly appropriate for large and complex designs. Cell Based Integrated Circuits (CBIC) is a type of ASICs. CBIC uses predesigned logic cells known as standard cells. The standard cells areas in a CBIC are built of rows. The standard cell area can also be used for Macro cells. All the mask layers of CBIC are customized and are unique to a particular design. The most prominent advantage of CBIC is to use the predesigned, pre-characterized and pretested standard cells. ASIC manufacturer provides detail data of standard cell, with complete description of metal layers, routing protocols and power/ground recommended flow.

In the present work, Rademacher functions and Walsh functions are realized by using state of the art
ASIC technology. High level designing techniques are adopted and design is modeled in VHDL language (Benmohammed and Merniz, 2005; Abbasi et al., 2010). Simulation and verification is achieved by using advanced EDA tools from Synopsys. Synopsys tools are widely used for chip and device designing (Hashim and Rasmi, 2006; Maiti and Maiti, 2010). Physical Layout designing is also done in Synopsys innovative Backend tools. Top down design methodology is adopted.

2. MATERIALS AND METHODS

2.1. Rademacher Functions

The function $f_n(x)$ is defined on the closed interval $[0,1]$ by the Equation (1) (Wolfram, 2002):

$$f_n(x) = \text{Sgn} \{ \sin(2^n \pi x) \} , n=0,1,2,3,...$$

Where:

$$\text{Sgn}(y) = \begin{cases} +1, & y \geq 0 \\ -1, & y < 0 \end{cases}$$

By Periodicity property (Wolfram, 2002) of Rademacher Function, it can be extended over the whole non negative real line Equation (3):

$$f_n(x + 1) = f_n(x)$$

Rademacher functions form an incomplete set of orthogonal functions (Rath and Meher, 2007), from which subset of Walsh Functions can be formed Equation (4):

$$f_n(x) = \lim_{\varepsilon \to 0} f_n(x + \varepsilon)$$

Figure 1 shows the first 5 Rademacher functions.

2.2. Walsh Functions

Analysis of a signal is a very important task in science and engineering problems. From decades, Fourier theory has been a very important tool in analyzing signals, particularly for the analysis of analog signals where sine-cosine functions are used. However, with the advent of digital computers and their use in different fields, theory of Discrete Fourier Analysis has to be further developed (Palaniappan and Zulkifli, 2007). For Discrete Signal Analysis, there are many other theories to analyze them and sometimes they gives better result than discrete fourier analysis. One of the theories is based on a set of Walsh Functions (Wolfram, 2002; Maqusi, 1981).

Walsh functions consist of sequence of square pulses between -1 and +1, the transitions only occurs at fixed intervals and initial state is always +1 (Thompson et al., 2008). Walsh functions were first used by Frank Fowle, an electrical engineer; to find the transpositions of wires that minimized the crosstalk and later it is introduced in mathematics by Walsh (Wolfram, 2002).

Walsh used an unattractive notation for set of functions, which is inconvenient for analytical computation. However, its definition is largely adopted by engineers and scientists for computational purposes.

Various researchers developed interest in Walsh theory and generated several other types of formulae (Wolfram, 2002), in particular, to generate Walsh functions for digital computation and to develop more attractive notation for analytical and mathematical solutions. Scientists found that Walsh functions can also be evaluated from Rademacher functions (Maqusi, 1981; Wolfram, 2002; Karpovsky et al., 2008) and Rademacher functions can easily be generated by using a counter (Ateeq et al., 2002; Qasim and Abbasi, 2006).

Harmuth’s development of Walsh Functions are defined by the following recursive formula (Wolfram, 2002) Equation (5):

$$\text{wal}_{2^j p}(x) = -1^{2^j p} \left[ \text{wal}_{2^j} \left( x + \frac{1}{4} \right) \right] + (-1)^{2^j p} \left[ \text{wal}_{2^j} \left( x - \frac{1}{4} \right) \right]$$

Where:

$p \in \{0,1\}$

Equation (6):

$$\text{wal}_n(x) = \begin{cases} 1 & -\frac{1}{2} \leq x < \frac{1}{2} \\ 0, & \text{otherwise} \end{cases}$$

This definition formulates the set of Walsh functions in unit time interval [-1/2, 1/2]. Parameter min $\text{wal}_n(x)$ indicates the average number of zero crossings in a unit interval. This parameter is named as “sequency” and it also indicates an ordering of Walsh function in a
sequence. Where \( m = 0, 1, 2, \ldots \) and it can be defined as (Wolfram, 2002):

\[
\text{Sequency} = \text{average number of zero}
\]

Equation (7):

\[
\text{Sequency} = \text{average number of zero - cross}ings \text{in a unit interval}
\]

The even Walsh functions \( \text{Cal}(m) \) and the odd Walsh functions \( \text{Sal}(m) \) as (Wolfram, 2002) Equation (8 and 9):

\[
\text{Cal}_n(m) = \text{Cal}(n, m) = W_n(2m + 1)
\]

Equation (8)

\[
\text{Sal}_n(m) = \text{Sal}(n, m) = W_n(2m)
\]

Equation (9)

These terms are derived from the longer names “Cosine-Walsh” and “Sine-Walsh”.

Let the set of Walsh functions defined on \([0, 1)\). Then Equation (10 and 11):

\[
\psi_n(x) = 1, \quad 0 \leq x < 1
\]

Equation (10)

And

\[
\psi_n(x) = \prod_{i=0}^{N} [\phi_i(x)]^n, \quad n \in \{0, 1\}
\]

Equation (11)

where the integer \( n \) is assumed to be dyadic (binary) representation Equation (12):

\[
\sum_{i=0}^{N} 2^n_i
\]

Equation (12)

Such representation is good for considering basic characteristics of Walsh functions. Figure 2 shows the first eight Walsh functions defined on the unit interval \([0, 1)\). Incidentally, the Walsh functions \( \Psi(x) \) may be defined on the unit interval \([-1/2, 1/2)\) by a simple shift of their graphs. Naturally this follows easily from their periodicity characteristics. Under such a definition, the functions \( \Psi(x) \) may be related to the sequency-ordered set \( \text{wal}_n(x) \) via the following relation Equation (13):

\[
\text{wal}_n(x) = \begin{cases} 
\psi_{2^n_i}(x), & n = 0, 2, 4, \ldots \\
\psi_{2^n_i+1}(x), & n = 1, 3, 5, \ldots 
\end{cases}
\]

Equation (13)

An interesting result connects the dyadic representation of a real number \( x \) and associated Walsh function \( \Psi(x) \). Thus let \( x \) be a nonnegative real number.

This number may then be represented by a dyadic expansion as Equation (14):

\[
x = \sum_{i=0}^{\infty} 2^i x_i = [x] + \sum_{i=0}^{\infty} 2^{-i} x_i, \quad x_i \in \{0, 1\}
\]

Equation (14)

where, \( (x) \) denote the largest integer in the real number \( x \). The expansion coefficients \( x_i \) associated with a real number \( x \) are related to Rademacher functions by Equation (15 and 16):

\[
x_{i+1} = \frac{1}{2}[1 - \phi_i(x)], \quad i = 0, 1, 2, \ldots
\]

Equation (15)

Hence:

\[
x_{i+1} = \frac{1}{2}[1 - \psi_i(x)], \quad i = 0, 1, 2, \ldots
\]

Equation (16)

Since Equation (17):

\[
\psi_i(x) = \phi_i(x), \quad i = 0, 1, 2, \ldots
\]

Equation (17)

2.3. CBIC Design

2.3.1. Design of Rademacher Functions

Rademacher functions are generated by considering Equation (1), where \( f_0(x) = 1 \).

For \( n = 1 \), splits the \( f_0(x) = 1 \) to half between interval \((0, 1)\) and put first half of a function as “+1” and second half as “0”.

For \( n = 2 \), \( f_1(x) \) is further divided into four segments in interval \((0, 1/2)\) and \((1/2, 1)\). First half of both intervals considered as “+1” and second half of both intervals considered as “0”.

Similarly each function can be divided into this manner to get the values of next function. It has been observed that simple binary counter can also depict this signal generation at various output stages. So we omit the complex VHDL coding for the Equation (1) and generate a simple 5 bit binary counter for the generation of Rademacher functions:

Snippet of VHDL coding.

```
RADFUNC: process (clk,reset)
Begin
if reset = '1' then
  temp<="00000";
elsif (clk'event and clk = '1') then
  temp< = temp+1;
end if;
end process RADFUNC;
```
2.3.2. Design of Walsh Functions

Walsh functions are generated by using Equation (10 and 11). Walsh functions of different orders are calculated with the product of appropriate Rademacher functions, based on the gray code conversion of the Walsh function index sequence. We convert the ±1 amplitude of the Walsh function into binary representation by making +1→'0' logic and -1→'1' logic. Multiplication of Rademacher functions is now equivalent to Exclusive-OR operation. Snippet of the VHDL code is as follows:

```
WAL(1) <= not TEMP(4);
WAL(2) <= not TEMP(3);
WAL(3) <= not (TEMP(4) xor TEMP(3));
WAL(4) <= not TEMP(2);
WAL(5) <= not (TEMP(4) xor TEMP(2));
```
3. RESULTS

Chip designing is a highly sophisticated work that requires many steps to achieve the desired design. Chip designing also requires highly sophisticated and specialized EDA tools, which play very important role in de-signing a chip. This is because at each step, the designer needs to optimize the design to the best achievable limit and this can only be done with the help of highly specialized tools (Palaniappan and Zulkifli, 2007). Synopsys is one of the leading company in the manufacturing of EDA tools and this design is implemented by using complete CBIC design suite of soft-ware from Synopsys.

3.1. Supporting Tools

Synopsys Tools used for designing are as follows.

3.1.1. For Front End Design
- Functional Verification is done from VCS
- Design Synthesis is done from Design Compiler (DC)
- Formal verification of Synthesized Database by Formality
- Prelayout Static Timing Analysis by Primetime

3.1.2. For Back End Design
- Floor planning, Placement, Clock tree synthesis and Routing done by IC Compiler
- DRC and LVS checks are done by Hercules
- Layout Parasitic extraction achieved from StarRC
- Post layout Static timing analysis is also done by Primetime
- Formal Verification of hardcore design verified from Formality

3.2. Simulation of Rademacher Functions

Simulation results of Rademacher functions are shown in Fig. 3. These results are generated after backend design. Star RC is used to extract the parasitics of a design and gene-rates Standard Parasitic Extraction File (SPEF) which is then fed to Prime Time, for Post Layout Static Timing Analysis.

3.3. Simulation of Walsh Functions

Walsh functions simulation results are shown in Fig. 4. Design is verified behaviorally, after performing Layout designing. Delays are measured at different instances of the clock as shown in Fig. 5. Maximum delay is found to be 3.11ns.

4. DISCUSSION

The design is targeted to TSMC 90 nm CMOS Low Power (LP) High Threshold Voltage (HVT) technology. In 90nm technology, 9 metal layers fabrication process is adopted, in which odd numbered metal layer can only be used for horizontal connections and even numbered can only be used for vertical connections. Metal layer 1 is used for standard cells placement, Metal layer 2 used for vertical clock and signal routing, Metal layer 3 is used for horizontal clock and signal routing, Metal layer 4 to Metal layer 9 is mainly used for power and ground straps. However, some of the signal routing also occurs from Metal layer 4 to Metal layer 7 to avoid DRC errors.
<table>
<thead>
<tr>
<th>Name</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>-n_CLK</td>
<td>0</td>
</tr>
<tr>
<td>-n_RESET</td>
<td>0</td>
</tr>
<tr>
<td>-n_TEMP[000]</td>
<td>0</td>
</tr>
<tr>
<td>-n_TEMP[101]</td>
<td>0</td>
</tr>
<tr>
<td>-n_TEMP[001]</td>
<td>0</td>
</tr>
<tr>
<td>-n_TEMP[011]</td>
<td>0</td>
</tr>
</tbody>
</table>

**Fig. 3.** Simulation results of rademacher functions

**Fig. 4.** Post layout simulation results of walsh functions
Fig. 5. Timing delays of Walsh functions

**Table 1. Power analysis**

<table>
<thead>
<tr>
<th>Dynamic power</th>
<th>Watts(mW)</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Dynamic power</strong></td>
<td></td>
</tr>
<tr>
<td>Cell internal power</td>
<td>0.0269193</td>
</tr>
<tr>
<td>Net switching power</td>
<td>5.60800</td>
</tr>
<tr>
<td>Total dynamic power</td>
<td>5.634900</td>
</tr>
<tr>
<td><strong>Cell leakage power</strong></td>
<td></td>
</tr>
<tr>
<td>Total cell leakage power</td>
<td>0.171263×10⁻³</td>
</tr>
</tbody>
</table>

**Table 2. Detailed power analysis**

<table>
<thead>
<tr>
<th>Power group</th>
<th>Internal power (mW)</th>
<th>Switching power (mW)</th>
<th>Leakage power (mW)</th>
<th>Total power (mW)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Register</td>
<td>5.7214×10⁻²</td>
<td>0.2844</td>
<td>8.1327</td>
<td>0.2901</td>
</tr>
<tr>
<td>Combinational</td>
<td>2.1198×10⁻²</td>
<td>5.0392</td>
<td>163.1291</td>
<td>5.0606</td>
</tr>
<tr>
<td>Total</td>
<td>2.6919×10⁻²</td>
<td>5.3236</td>
<td>171.2618</td>
<td>5.3507</td>
</tr>
</tbody>
</table>

Metal layer 8 and Metal layer 9 are specifically for power mesh, which is connected to the power ring, in the surrounding of core area. Power Mesh is also connected to the Metal layer 1 through Vias. Summary of Power analysis is shown in **Table 1 and 2**. Area and number of different cells used in this implementation are shown in **Table 3**. Total area for this implementation is 94 mm² out of which 74 mm² is dedicated to core area where all the routing and standard cells are placed. Rest of the 20 mm² is used for I/O Ports cells and power ring. Chip utilization ratios are depicted in **Table 4**. **Table 5** contains the Chip and core information and **Table 6** shows the information of each metal layer.
Table 3. Cell information

<table>
<thead>
<tr>
<th>Cell instance type</th>
<th>No. of cells</th>
<th>Area (µm²)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Standard cells</td>
<td>175</td>
<td>1274.31</td>
</tr>
<tr>
<td>Combinational cells</td>
<td>170</td>
<td>1179.06</td>
</tr>
<tr>
<td>Sequential cells</td>
<td>5</td>
<td>95.26</td>
</tr>
<tr>
<td>Buffers</td>
<td>16</td>
<td>67.03</td>
</tr>
<tr>
<td>Inverters</td>
<td>113</td>
<td>778.28</td>
</tr>
<tr>
<td>Flipflops</td>
<td>5</td>
<td>95.26</td>
</tr>
</tbody>
</table>

Table 4. Utilization ratios

<table>
<thead>
<tr>
<th>Utilization ratio</th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>Cell/core ratio</td>
<td>75.43%</td>
</tr>
<tr>
<td>Cell/chip ratio</td>
<td>69.590</td>
</tr>
<tr>
<td>Cell utilization (non-fixed)</td>
<td>11.740</td>
</tr>
<tr>
<td>Cell utilization (non-fixed + fixed)</td>
<td>11.750</td>
</tr>
<tr>
<td>Blockage percentage</td>
<td>0.0100</td>
</tr>
</tbody>
</table>

Table 5. Chip and core information

<table>
<thead>
<tr>
<th>Name</th>
<th>Width (µm)</th>
<th>Height (µm)</th>
<th>Area (µm²)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Core</td>
<td>273</td>
<td>272.16</td>
<td>74299.06</td>
</tr>
<tr>
<td>Chip</td>
<td>300</td>
<td>300.00</td>
<td>90000.00</td>
</tr>
</tbody>
</table>

Table 6. Layer information

<table>
<thead>
<tr>
<th>Name</th>
<th>Direction</th>
<th>Fat metal</th>
<th>Pitch (µm)</th>
<th>Spacing (µm)</th>
<th>Width (µm)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Metal 1</td>
<td>Horizontal</td>
<td>No</td>
<td>0.28</td>
<td>0.12</td>
<td>0.12</td>
</tr>
<tr>
<td>Metal 2</td>
<td>Vertical</td>
<td>No</td>
<td>0.28</td>
<td>0.14</td>
<td>0.14</td>
</tr>
<tr>
<td>Metal 3</td>
<td>Horizontal</td>
<td>No</td>
<td>0.28</td>
<td>0.14</td>
<td>0.14</td>
</tr>
<tr>
<td>Metal 4</td>
<td>Vertical</td>
<td>No</td>
<td>0.28</td>
<td>0.14</td>
<td>0.14</td>
</tr>
<tr>
<td>Metal 5</td>
<td>Horizontal</td>
<td>No</td>
<td>0.28</td>
<td>0.14</td>
<td>0.14</td>
</tr>
<tr>
<td>Metal 6</td>
<td>Vertical</td>
<td>No</td>
<td>0.28</td>
<td>0.14</td>
<td>0.14</td>
</tr>
<tr>
<td>Metal 7</td>
<td>Horizontal</td>
<td>No</td>
<td>0.28</td>
<td>0.14</td>
<td>0.14</td>
</tr>
<tr>
<td>Metal 8</td>
<td>Vertical</td>
<td>Yes</td>
<td>0.84</td>
<td>0.42</td>
<td>0.42</td>
</tr>
<tr>
<td>Metal 9</td>
<td>Horizontal</td>
<td>Yes</td>
<td>0.84</td>
<td>0.42</td>
<td>0.42</td>
</tr>
</tbody>
</table>

5. CONCLUSION

ASIC designing of Rademacher functions and Walsh functions is modeled and simulated in CMOS 90 nm CBIC technology. Maximum operating frequency for this design is found to be 40 MHz. Leakage Power consumption is very low and it is feasible for systolic designs. Dynamic Power can also be reduced by using sequential cells instead of combinational cells, but due to complex arithmetic operations it is not possible. Switching Power of the design is also considered as the culprit for larger Dynamic Power. This design has been done as an Intellectual Property (IP). Designed IP can be used as the basic block for the High Level design of Walsh Transforms. Furthermore this design can also be used as the basic block for arbitrary signal generator.

6. ACKNOWLEDGEMENT

The researchers gratefully acknowledge the financial support from National Plan for Science, Technology and Innovation (NPST), Saudi Arabia under project no. 11-NAN-2118-02.

7. REFERENCES


