

Design and Field Programmable Gate Array Implementation of Basic Building Blocks for Power-Efficient Baugh-Wooley Multipliers

Muhammad H. Rais, Bandar M. Al-Harthi, Saad I. Al-Askar and Fahad K. Al-Hussein
Department of Electrical Engineering, College of Engineering,
King Saud University, Kingdom of Saudi Arabia

Abstract: Problem statement: As growing demands on portable computing and communication systems, the power-efficient multipliers play an important role. In these multipliers basic multiplication follows the Baugh-Wooley algorithms and can easily be implemented using Field Programmable Gate Array (FPGA) devices because the development cost for Application Specific Integrated Circuits (ASICs) are high. These algorithms should be verified and optimized before implementation. **Approach:** This study presented the design and implementation of basic building blocks used in power-efficient Baugh-Wooley multipliers using FPGA Spartan-3AN device. The implementation of power-efficient Baugh-Wooley multipliers is done using Very High speed integrated circuit Hardware Description Language (VHDL). **Results:** The design and implementation of basic building blocks of power-efficient Baugh-Wooley multipliers showed reasonable FPGA resource utilization, which is an indication that rest of the available resources could be utilized for other embedded resources. **Conclusion:** The Spartan-3AN FPGA device could be used at this stage of basic building blocks reasonably.

Key words: Baugh-Wooley algorithm, Digital Signal Processing (DSP), Field Programmable Gate Array (FPGA), fixed-width multiplier, power-efficient, spartan-3AN, VHDL

INTRODUCTION

The power-efficient multiplier plays an important role of Very Large-Scale Integration (VLSI) systems, as demands on portable computing and communication systems are growing. These multipliers often follows Baugh-Wooley algorithm (Baugh and Wooley, 1973). Multiplication is an important and essential operation in many algorithms used in Digital Signal Processing (DSP). Over the years the computational complexities of algorithms used in Digital Signal Processors (DSPs) have been gradually increased. Therefore, DSP requires fast and efficient parallel multipliers for general purpose as well as application specific architectures.

In many situations, multipliers lie directly in the critical path and the processing speed is ultimately limited by the multiplication speed. The increase in portable multimedia systems requires low power operators in order to maintain reliability and therefore provides longer duration of operations. Multipliers are among the main contributor to the total power, in particular, because performance requirements often necessitate use of high speed parallel multipliers.

Power-efficient design of such parallel multipliers is very important.

In many cases implementation of DSP algorithm demands using Application Specific Integrated Circuits (ASICs). In particular, if the processing has to be performed under real time conditions, such algorithms have to deal with high throughput rates. This is especially required for image processing applications. Since development costs for ASICs are high, algorithms should be verified and optimized before implementation.

Nevertheless, VLSI technology has grown up to such stage that a hardware implementation has become a desirable alternative. Significant speedup in computation time can be achieved by assigning computation intensive tasks to hardware and by exploiting the parallelism in algorithms. Recently, Field Programmable Gate Arrays (FPGAs) have emerged as a platform of choice for efficient hardware implementation of computation intensive algorithms. Therefore, FPGA has become viable technology and an attractive alternative to ASICs (Maxfield, 2004; Todman *et al.*, 2005).

Corresponding Author: Muhammad H. Rais, Department of Electrical Engineering, College of Engineering,
King Saud University, Kingdom of Saudi Arabia




Fig. 1: Partial product array diagram for an n×n Baugh-Wooley multiplier

Applications Such as DSP, image processing and multimedia require extensive use of multiplication and squaring functions (Sheu and Lin, 2002; Walters *et al.*, 2003). In many DSP processing algorithms such as digital filters, Discrete Cosine Transform (DCT) and wavelet transform, it is desirable to provide full precision multiplication and fixed width multiplication (Lim, 1992; Schulte and Swartzlander, 1993; Kidambi *et al.*, 1996; Swartzlander, 1999; Van *et al.*, 2000; Van and Yang, 2005) that produces n-bit output product with n-bit multiplier and n-bit multiplicand with low error. If the product is truncated to n-bits, the least-significant columns of the product matrix contribute little to the final result. To take advantage of this, truncated multipliers and squarers do not form all of the least-significant columns in the partial-product matrix (Stine and Duverne, 2003). By eliminating more columns the area and power consumption of the arithmetic unit are significantly reduced in many cases the delay also decreases. The fixed width multipliers derived from (Baugh and Wooley, 1973) multiplier produce n-bit output product with n-bit multiplier and n-bit multiplicand. Area saving of a fixed width multiplier can be achieved by directly truncating n least significant columns and preserving n most significant columns. Though, truncating the multiplier matrix introduces additional error into the computation.

Cryptography applications, also requires not only a significant number of multiplication and squaring functions but also large integers (Stallings, 2010). Achieving efficient realization of the multiplication may have a significant impact on the specific applications in terms of speed, power dissipation and area. Many research efforts have been presented in literature to achieve hardware efficient implementation of a truncated multiplier. The basic idea of these techniques is to

discard some of the less significant partial products and to introduce a compensation circuit that partly compensates for the dropped terms, thereby reducing approximation error (Jou *et al.*, 1999; Kuang and Wang, 2006; Strollo *et al.*, 2005). Garofalo *et al.* (2008) presented a truncated multiplier with minimum square error for every inputs' bit width. Rais (2009a; 2009b; 2010) presented design and implementation of fixed width standard and truncated multipliers using FPGA devices.

The objective of this study is to present the design and implementation of basic building blocks used in power-efficient Baugh-Wooley multipliers (Kuang and Wang, 2007; Tu and Van, 2009) using FPGA Spartan-3AN device.

MATERIALS AND METHODS

Mathematical basis of Baugh-Wooley multipliers: Considering the multiplication of two 2s-complement n-bit inputs X and Y, can be represented by:

$$\begin{aligned}
 X &= (-x_{n-1}2^{n-1} + \sum_{i=0}^{n-2} x_i 2^i) \\
 Y &= (-y_{n-1}2^{n-1} + \sum_{i=0}^{n-2} y_i 2^i)
 \end{aligned}
 \tag{1}$$

where, $x_i, y_i \in \{0,1\}$. The 2n-bit full precision product P_{FP} can be written as:

$$\begin{aligned}
 P_{FP} &= X \times Y \\
 &= (x_{n-1}y_{n-1}2^{2n-2} + \sum_{i=0}^{n-2} \sum_{j=0}^{n-2} x_i y_j 2^{i+j} \\
 &\quad + 2^{n-1}(-2^{n-1} + \sum_{j=0}^{n-2} x_{n-1}y_j 2^j + 1). \\
 &\quad + 2^{n-1}(-2^{n-1} + \sum_{i=0}^{n-2} y_{n-1}x_i 2^i + 1)
 \end{aligned}
 \tag{2}$$

Equation 2 shows the Baugh-Wooley algorithm (Tu and Van, 2009). Figure 1 shows the partial product array diagram for $n \times n$ 2s-compliment multiplication for Baugh-Wooley multiplier, where notation w means to keep $n + w$ most significant columns of the partial product for fixed width multiplications. If $w = n$, the fixed-width multiplier becomes a full-precision multiplier.

Targeted FPGA device: Due to the parallel nature, high frequency high density of modern FPGAs, they make an ideal platform for the implementation of computationally intensive and massively parallel

architecture. A brief introduction about state-of-the-art Spartan-3 FPGA from Xilinx is presented.

Spartan-3 FPGAS: The Spartan-3 FPGA belongs to the fifth generation Xilinx family. The family consists of eight member offering densities ranging from 50,000-5 million system gates. The Spartan-3 FPGA consists of five fundamental programmable functional elements: CLBs, IOBs, Block RAMs, dedicated multipliers (18×18) and Digital Clock Managers (DCMs), Spartan-3 family includes Spartan-3L, Spartan-3E, Spartan-3A, Spartan-3A DSP, Spartan-3AN and the extended Spartan-3A FPGAs. The Spartan-3AN is used as a target technology in this Study. Spartan-3AN combines all the feature of Spartan-3A FPGA family plus leading technology in

system flash memory for configuration and nonvolatile data storage (Xilinx, 2008).

RESULTS

FPGA design and implementation results and discussion: The design of basic logic diagrams of the Baugh-Wooley processing elements are done using VHDL and implemented in a Xilinx Spartan-3 AN XC3S700AN (package: fgg484, speed grade: -5), FPGA using the Xilinx ISE 9.2i design tool. Figure 2 shows the basic logic diagrams of the Baugh-Wooley processing elements and Table 1 summarizes the FPGA resource utilization for Basic logic diagrams of the Baugh-Wooley processing elements.




Fig. 2: Basic logic diagrams of the Baugh-Wooley processing elements

Table 1: FPGA resource utilization for basic logic diagrams of the Baugh-Wooley processing elements for spartan-3AN XC3S700AN (package: fgg484, speed grade:-5)

Logic gates	Four-input LUTs (11776)	Occupied slices (5888)	Bonded IOBs (372)	Total equivalent gate count	Average connection delay (ns)	Maximum pin delay (ns)
AFA	2	1	6	12	0.438	0.588
AHA	2	1	4	12	0.444	0.564
ANSO	1	1	5	6	0.396	0.537
AOR	1	1	4	6	0.425	0.598
AO	1	1	4	6	0.425	0.598
AX	1	1	4	6	0.425	0.598
NFA	2	1	6	12	0.438	0.558
NHA	2	1	5	12	0.444	0.564
NX	1	1	4	6	0.425	0.598
SCC1	1	1	5	6	0.364	0.513
RP1	2	1	6	12	0.438	0.558
RP2	2	1	6	12	0.438	0.756
RP3	1	1	5	6	0.396	0.537
RP4	1	1	4	6	0.425	0.598
RP5	2	1	6	12	0.438	0.558
RP6	2	1	6	12	0.438	0.558
RP7	2	1	6	12	0.459	0.720
RP8	3	2	7	18	0.363	0.586
SCC2	1	1	3	6	0.435	0.543

DISCUSSION

The Spartan-3AN FPGA device shows a reasonable contribution; such as Four Input Look Up Tables (LUTs), number of occupied slices, Bonded IOBs, and total equivalent gate count are ranges from 1-2, 1-2, 3-7, and 6-18 respectively. So out of 11776 Four Input LUTs, a total of 30 are used whereas only 20 out of 5888 number of occupied slices have been used.

The design and implementation of basic building blocks of power-efficient Baugh-Wooley multipliers shows reasonable FPGA resources utilization, which is an indication of better utilization of the FPGA resources. The rest of the FPGA device resources could be utilized for other part of the multiplier quite efficiently.

CONCLUSION

In this study we have presented hardware design and implementation of FPGA based basic logic diagrams of the Baugh-Wooley processing elements utilizing VHDL. The design was implemented on Xilinx Spartan-3AN XC3S700AN FPGA device using the ISE 9.2i design tool. The objective of this study is to present the design and implementation of basic building blocks used in power-efficient Baugh-Wooley multipliers. The design and implementation of basic building blocks of power-efficient Baugh-Wooley multipliers shows reasonable FPGA resources utilization, which is an indication of better utilization of the FPGA resources. The rest of the FPGA device resources could be utilized for other part of the multiplier quite efficiently. The future investigation will present the utilization of these basic logic processing elements in fixed width power-efficient multiplier.

ACKNOWLEDGEMENT

The authors acknowledge the assistance and the financial support provided by the Research Center in the College of Engineering, King Saud University vide their Research Grant No. 14/431.

REFERENCES

Baugh, C.R. and B.A. Wooley, 1973. A two's complement parallel array multiplication algorithm. *IEEE Trans. Comput.*, C-22: 1045-1047. DOI: 10.1109/T-C.1973.223648

Garofalo, V., N. Petra, D.D. Caro, A.G.M. Strollo and E. Napoli, 2008. Low error truncated multipliers for DSP applications. *Proceedings of the 15th IEEE International Conference on Electronics Circuits and Systems*, Aug. 31-Sept. 3, IEEE Xplore Press, USA., pp: 29-32. DOI: 10.1109/ICECS.2008.4674783

Jou, J.M., S.R. Kuang and R.D. Chen, 1999. Design of low-error fixed-width multipliers for DSP applications. *IEEE Trans. Circ. Syst. II Analog Digital Signal Process.*, 46: 836-842. DOI: 10.1109/82.769795

Kidambi, S.S., F. El. Guibaly and A. Antonious, 1996. Area-efficient multipliers for digital signal processing applications. *IEEE Trans. Circ. Syst. II. Analog Digital Signal Process.*, 43: 90-95. DOI: 10.1109/82.486455

Kuang, S.R. and J.P. Wang, 2006. Low-error configurable truncated multipliers for multiply-accumulate applications. *Elect. Lett.*, 42: 904-905. DOI: 10.1049/el:20061812

Kuang, S.R. and J.P. Wang, 2007. Design of power efficient pipelined truncated multipliers with various output precision. *IET Comput. Digital Tech.*, 1: 129-136. DOI: 10.1049/iet-cdt:20060156

Lim, Y.C., 1992. Single-precision multiplier with reduced circuit complexity for signal processing applications. *IEEE Trans. Comput.*, 41: 1333-1336. DOI: 10.1109/12.166611

Maxfield, C., 2004. *The Design Warrior's Guide to FPGAs: Devices, Tools and Flows*. Newnes Publishers, MA., USA., ISBN: 0750676043, pp: 542.

Rais, M.H., 2009a. FPGA design and implementation of fixed width standard and truncated 6x6-bit multipliers: A comparative study. *Proceedings of the 4th International Design and Test Workshop*, Nov. 15-17, IEEE Xplore Press, Riyadh, Saudi Arabia, pp: 1-4. DOI: 10.1109/IDT.2009.5404081

Rais, M.H., 2009b. Efficient hardware realization of truncated multipliers using FPGA. *Int. J. Applied Sci. Eng. Technol.*, 5: 124-128. <http://www.waset.org/journals/ijaset/v5/v5-2-18.pdf>

Rais, M.H., 2010. Hardware implementation of truncated multipliers using spartan-3AN virtex-4 and virtex-5 FPGA. *Am. J. Eng. Applied Sci.*, 3: 201-206. <http://www.scipub.org/fulltext/ajeas/ajeas31201-206.pdf>

Schulte, M.J. and E.E. Swartzlander Jr., 1993. Truncated multiplication with correction constant. *Proceedings of the Workshop very Large Scale Integration Systems Signal Processing*, Oct. 20-22, IEEE Xplore Press, Veldhoven, pp: 388-396.

Swartzlander Jr., E.E., 1999. Truncated multiplication with approximate rounding. *Proceedings of the 33rd Asilomar Conference on Signals. Syst. Comput.*, Oct. 24-27, IEEE Xplore Press, Pacific Grove, CA, USA., pp. 1480-1483. DOI: 10.1109/ACSSC.1999.831996

- Sheu, M.H. and S.H. Lin, 2002. Fast compensative design approach of the approximate squaring function. *IEEE J. Solid State Circ.*, 37: 95-97. DOI: 10.1109/4.974551
- Stine, J.E. and O.M. Duverne, 2003. Variations on truncated multiplication. *Proceedings of the Euromicro Symposium on Digital System Design*, Sept. 1-6, IEEE Computer Society, Washington, DC., USA., pp: 112-119. <http://portal.acm.org/citation.cfm?id=943082>
- Strollo, A.G.M., N., Petra and D.D. Caro, 2005. Dual-tree error compensation for high performance fixed-width multipliers. *IEEE Trans. Circuits Syst. II Analog Digital Signal Process.*, 52: 501-507. DOI: 10.1109/TCSII.2005.848979
- Stallings, W., 2010. *Cryptography and Network Security: Principles and Practices*. 5th Edn., Prentice-Hall, Upper Saddle River, NJ., ISBN: 10: 0136097049, pp: 744.
- Todman, T.J., G.A. Constantinides, S.J.E. Wilton, O. Mencer and W. Luk *et al.*, 2005. Reconfigurable computing: Architectures and Design Methods. *IEE Proc. Comput. Digital Tech.*, 152: 193-207. DOI: 10.1049/ip-cdt:20045086
- Tu, J.H. and L.D. Van, 2009. Power-efficient pipelined reconfigurable fixed-width Baugh-Wooley multipliers. *IEEE Trans. Comput.*, 58: 1346-1355. DOI: 10.1109/TC.2009.89
- Van, L.D., S.S. Wang and W.S. Feng, 2000. Design of the lower error fixed-width multiplier and its application. *IEEE Trans. Circ. Syst. II Analog Digital Signal Process.*, 47: 1112-1118. DOI: 10.1109/82.877155
- Van, L.D. and C.C. Yang, 2005. Generalized low-error area-efficient fixed-width multipliers. *IEEE Trans. Circ. Syst. I.*, 52: 1608-1619. DOI: 10.1109/TCSI.2005.851675
- Walters, E.G., M.G. Arnold and M.J. Schulte, 2003. Using truncated multipliers in DCT and IDCT hardware accelerators. *Proceedings of the XIII SPIE Advanced Signal Processing Algorithms, Architectures Implementations*, Aug. 6-8, International Society for Optical Engineering, San Diego, California, pp: 573-584.
- Xilinx, 2008. Spartan-3 FPGA family datasheet. <http://www.xilinx.com/support/documentation/spartan-3e.htm>