

# CHARACTERISTIC ANALYSIS OF DUAL GATE METAL OXIDE SEMICONDUCTOR FIELD EFFECT TRANSISTOR BY MATHEMATICAL MODELING

<sup>1</sup>Abdul Nazar, C.A. and <sup>2</sup>V. Kannan

<sup>1</sup>M.G.R University, Chennai, India

<sup>2</sup>Jeppiaar Institute of Technology, Kunnam, India

Received 2014-03-19; Revised 2014-04-17; Accepted 2014-05-05

## ABSTRACT

In this study, the characteristics of DGMOSFET were obtained using mathematical modeling. The variations of characteristics were analyzed with different conditions into consideration. Different parameters behavior is analyzed, such as Transcapacitance variation with the gate voltage, threshold voltage variation with respect to lateral straggle parameter and temperature, mobile charge density variation is also analyzed and also the drain characteristics of the DGMOSFET. The maximum drain current is obtained as 40 mA. The work is done using SPICE simulation software. The results obtained are in greater coherence with previous theoretical investigations.

**Keywords:** DGMOSFET, Drain Current, Transconductance

## 1. INTRODUCTION

Researchers have been working on the performance of the devices from past two decades. DGMOSFET is one such milestone in the evolution of devices. Silicon on insulator technology is extremely attractive in terms of performance and advanced scalability. As compared to bulk silicon, the architecture of DGMOSFETs is more flexible because more parameters, such as thicknesses of film and buried oxide, substrate doping and back gate bias, can be used for optimization and scaling. It is well known that the short-channel effects are remarkably reduced in SOI films. Since bulk MOSFETs are expected to reach their limit for gate lengths below 30 nm (Chaudhry and Kumar, 2004; Brown *et al.*, 2002), alternative architectures have been proposed to overcome their limitations. The Double-Gate (DG) transistor is considered one of the most promising devices for extremely scaled CMOS technology generations (Widiez *et al.*, 2005).

Indeed, due to a good electrostatic control of the channel by the two gates, it is expected to provide

smaller short-channel effects, near ideal sub-threshold slopes and higher drive currents when compared to single-gate transistors. Advantage of Double gate SOI MOSFET over conventional, Single Gate MOSFET can be described in terms of performance and potential for ultimate Scaling. The Peculiarity of DG-MOSFET is that the top and bottom gates are biased simultaneously to established equal surface potential  $V_{G1} = V_{G2}$ , for identical gate oxides, Or  $V_{G1} = V_{G2} (t_{ox1}/t_{ox2})$  to compensate for the difference in front and back oxide thickness (Widiez *et al.*, 2005).

### 1.1. Theory

In a conventional, bulk-silicon microcircuit, the active elements are located in a thin surface layer and are isolated from the silicon body with a depletion layer of a p-n junction. The leakage current of this p-n junction exponentially increases with temperature and is responsible for several serious reliability problems. Excessive leakage currents and high power dissipation limit the operation of microcircuits at high temperatures. Parasitic n-p-n and p-n-p transistors formed in neighboring

**Corresponding Author:** Abdul Nazar, C.A., M.G.R University, Chennai, India

insulating tubs can cause latch-up failures and significantly degrade the circuit performance.

Silicon-on-insulator technology employs a thin layer of silicon isolated from a silicon substrate by a relatively thick layer of silicon oxide. The SOI technology dielectrically isolates components and in conjunction with the lateral isolation, reduces various parasitic circuit capacitances and thus, eliminates the possibility of latch-up failures. **Figure 1** shows the typical structure of DG MOSFET. The mathematical modeling (Jazaeri *et al.*, 2013; Smith, 2008) of the device is explained as follows.

The Gaussian profile in the channel region is modelled as:

$$N_{SD}(x) = N_{SD}(P)e^{-x^2 / 2\sigma_L^2}$$

- NCD (P)-peak of gaussian profile =  $1 \times 10^{20} \text{ cm}^{-3}$
- The gate work fn is 4.6ev
- Degenerated doping value  $N_{de} = 2.7 \times 10^{19} \text{ cm}^{-3}$
- Parabolic potential distribution along the vertical direction:

$$\Psi(x, y) = a(x) + b(x)y + c(x)y^2$$

where,  $a(x), b(x), c(x)$  determined using boundary conditions continuity of electric flux at the  $S_i-S_{i02}$  interface  $\Psi(x, 0) = \alpha(x)$ :

$$\begin{aligned} \Psi(x, t_{si}) &= a(x) + b(x)t_{si} + c(x)t_{si}^2 \\ \frac{\partial \Psi(x, y)}{\partial y} &= b(x).1 + c(x).2y \\ \frac{\partial \Psi(x, y)}{\partial y} \Big|_{y=0} &= b(x) + c(x)2y = b(x) \\ \frac{\partial \Psi(x, y)}{\partial y} \Big|_{y=t_{si}} &= b(x) + c(x).2t_{si} = b(x) + 2c(x)t_{si} \end{aligned}$$

Now:

$$\begin{aligned} \frac{\partial \Psi(x, y)}{\partial y} \Big|_{y=0} &= \frac{\epsilon_{ox}}{\epsilon_{si}} \frac{(\Psi f(x) - (V_{GS} - V_{fb}))}{t_{ox}} \\ \frac{\partial \Psi(x, y)}{\partial y} \Big|_{y=t} &= \frac{\epsilon_{ox}}{\epsilon_{si}} \frac{((V_{GS} - V_{fb}) - \Psi b(x))}{t_{ox}} \end{aligned}$$

- $V_{GS}$  = Applied gate potential
- $V_{fb}$  = Flat band voltage
- $\Psi f(x)$  = Front surface potentials
- $\Psi b(x)$  = Back surface potentials

Solving Equation 1 and 8:

$$c(x) = \frac{\epsilon_{ox}}{\epsilon_{si} t_{si}} \frac{((V_{GS} - V_{fb}) - \Psi f(x))}{t_{ox}}$$

For a weak inversion operation, the 2D poisson equation, at  $S_1-S_{i02}$  interface, considering lateral source drain profile:

$$\frac{\partial^2 \Psi}{\partial x^2} + \frac{\partial^2 \Psi}{\partial y^2} = \frac{qNa^-}{\epsilon_{si}} - \frac{qN_{SD}^+(x)}{\epsilon_{si}}$$

$Na^-$  = Ionized acceptor concentration

$N_{SD}^+(x)$  = Ionized donor concentration

$$N_{SD}^+(x) = \frac{(N_{SD}(P)e^{-\frac{x^2}{2\sigma_L^2}} + N_{SD}(P)e^{-\frac{(Lg-x)^2}{2\sigma_L^2}})}{(1 + SD_e^{((EF-ED)/KT)})}$$

$E_F$  = Fermi level

$E_D$  = Donor level of  $N_{SD}(X)$

$E_F = (E_g/2) + KT \ln(N_{SD}(X)/ni_{eff})$

$$E_D = E_{geff} - EI \rightarrow \tag{1}$$

Ionization energy EI considering many body effects involving ionized donor  $-e^-$  interaction is:

$$E_{i0} - (I^{-3} \sqrt{N_{SD}(X) / N_{de}}) = EI$$

For Arsenic:

$$E_{i0} = 0.054 \text{ ev}$$

Degenerated doping value:

$$N_{de} = 2.7 \times 10^{19} \text{ cm}^{-3}$$

SD-spin degeneracy factor.

The effective intrinsic concentration:

$$n_{ieff} = \sqrt{ni^2 e^{\Delta E_g / KT}}$$

$E_{geff} = E_g - \Delta e_g \rightarrow$  effective bandgap

$E_g$  = Band gap (silicone-1.17ev, 1.11ev)

$n_i$  = Carrier density of intrinsic semiconductor

Using the potential expression of (1) and the values of a(x),b(x),c(x), the poisson can be written as i.e.,:

$$\frac{\partial^2 \Psi}{\partial x^2} + \frac{\partial^2 \Psi}{\partial y^2} = \frac{qN_a^-}{\epsilon_{si}} - \frac{qN_{SD}^+(X)}{\epsilon_{si}}$$

$$\frac{\partial \Psi f(x)}{\partial x^2} - \frac{\Psi f(x)}{\lambda^2} = \frac{q(N_a^- - N_{SD}^+(X))}{\epsilon_{si}} - \frac{(V_{GS} - V_{fb})}{\lambda^2}$$

where, natural length:

$$\lambda = \sqrt{(\epsilon_{si} t_{si} t_{ox}) / (2\epsilon_{ox})}$$

$$t_{si} \rightarrow 2 \text{ to } 3 \text{ nm}$$

$$t_{ox} \rightarrow 10 \text{ nm} - 1.2 \text{ nm}$$

The solution of (9) can be carried out by calculating its complimentary fn and the particular integral.

Calculation of PI including the Gaussian term is mathematically very complex to implement in a compact model.

We have approximated the PI by considering the absolute value of Gaussian profile at each point of the channel.

The above equation can be written as:

$$\Psi f = C_{1e}^{-x/\lambda} + C_{2e}^{x/\lambda} + PI$$

Where:

$$PI = (V_{GS} - V_{fb}) - \lambda^2 q \frac{(N_a^- - N_{SD}^+(X))}{\epsilon_{si}} \rightarrow \quad (2)$$

C1,C2-calculated using boundary condition at effective S/D ends:

$$\Psi_f(S_{eff}) = V_{bi}$$

$$\Psi_f(D_{eff}) = V_{bi} + V_{DS}$$

The effective S/D ends are calculated when S/D doping concentration reaches the critical value of N<sub>de</sub>:

$$S_{eff} \sqrt{\ln(N_{de}/N_{SD}(P)) \times (-2\sigma_L^2)} \rightarrow \quad (3)$$

$$L_{eff} = L_g - 2 \times S_{eff} \rightarrow \quad (4)$$

$$D_{eff} = L_g - S_{eff} = S_{eff} + L_{eff} \rightarrow \quad (5)$$

$$C_1 = \left( \frac{V_{bi} - C_2 e^{S_{eff}/\lambda} - PI}{e^{-S_{eff}/\lambda}} \right) \rightarrow \quad (6)$$

$$C_2 = \left( \frac{(V_{bi} - PI) \left( 1 - \frac{e^{(-D_{eff}/\lambda)}}{e^{(S_{eff}/\lambda)}} \right) + V_{DS}}{e^{D_{eff}/\lambda} - \left( e^{S_{eff}/\lambda} / e^{-S_{eff}/\lambda} \right) e^{-\frac{D_{eff}}{\lambda}}} \right) \rightarrow \quad (7)$$

Build in potential (V<sub>bi</sub>) can be approximately used as:

$$V_{bi} : V_t \ln \left( \frac{N_{de} N_a}{n_{ieff}^2} \right) \rightarrow \quad (8)$$

$$V_t = \frac{K^T}{q} - \text{Thermal voltage}$$

The min potential point:

$$x_{min} = \frac{\lambda}{2} \ln \left( (C_1 / C_2)_{max} \right)$$

Is calculated by equating:

$$\frac{\partial \Psi_f}{\partial x} = 0$$

The threshold voltage is defined as the gate voltage when the channel τ densities at the min potential point reach the channel doping density:

$$\left( \frac{ni^2}{Na} \right) e^{(\Psi_f(x_{min})/V_t)} N_a$$

This yields the expression for V<sub>t</sub>:

$$V_{th} = V_{fb} + 2\phi - C_{1max} e^{-\frac{x_{min}}{\lambda}} - C_{2max} e^{\frac{x_{min}}{\lambda}} + \frac{\lambda^2 q (N_a^- - N_{SD}^+(x_{min}))}{\epsilon_{si}}$$

Where:

$$n_i(T) = 5.29 \times 10^{19} (T/300)^{2.54} \exp^{-6726/T}$$

$$\phi = V_t \ln(N_a/n_i)$$

$$n_i = 8.3e^9 \text{ cm}^{-3}$$

$$T = 298.15K$$

### 1.2. Dual Gate MOSFET

The concept of a Double-gate MOSFET is that it efficiently controls the channel from gates on both sides of the channel instead of one gate in planar bulk MOSFETs. Controlling the channel by multiple gates has its supremacy of better control over the channel inversion, so the short channel effect is reduced. More specifically, reducing the current leakage and eliminating the drain-induced barrier lowering effect are examples of superiority in double-gate MOSFETs. (Antoniadis *et al.*, 2006; Keyes, 1986; Mohapatra *et al.*, 2012).

The new methodologies give rise to two paths; one is the introduction of new materials into the classical single gate MOSFETs where we can develop uniaxial/biaxial strain (Widiez *et al.*, 2005; Smith, 2008; Vaddi *et al.*, 2012) and which improves the carrier mobility and drive current by introducing new materials in the channel region. Second is the development of non-classical Multigate MOSFETs which is very good concept for further scaling of the device dimensions (Antoniadis *et al.*, 2006; Keyes, 1986; Dunga *et al.*, 2006). Kumar *et al.* (2007) had shown the effect of strain/Ge mole fraction on the threshold voltage for a single gate MOSFET. DG-MOSFETs have substituted traditional bulk MOSFETs, which suffer from severe second-order effects, such as short channel effects that result in performance loss (Young, 1989).

## 2. RESULTS

In this section, the results obtained by the mathematical modeling and simulation of the device structure shown in Fig. 1 are presented.




Fig. 2. Dual gate MOSFET operation

Figure 2 represents the typical dual gate MOSFET and its operation.

Figure 3 represents the drain current variation with respect to the gate voltage and this graph represents the conventional FET device characteristics, which is very encouraging. The maximum drain current value obtained in this case is 40 mA with a gate source voltage variation from 0 to 10V.

Figure 4 represents the mobile charge density variation with respect to lateral direction.

Figure 5 represents the threshold voltage variation with respect to the lateral straggle, a key parameter for a DG-MOSFET structure characterization.

Figure 6 and 7 represents the Transcapacitance variation with the gate to source voltage for different doping concentration values and Fig. 8 represents the effect of temperature on the threshold voltage of the device.




Fig. 1. Typical structure of DG-MOSFET




Fig. 3. Id VsVds Characteristics




Fig. 4. Variation of mobile charge density




Fig. 5. Threshold voltage variation with lateral straggle






Fig. 6. Transcapacitance variation with gate voltage at nd1



**Fig. 7.** Transcapacitance variation with gate voltage at Nd2



**Fig. 8.** Threshold voltage variation with temperature

### 3. CONCLUSION

The operation of DG MOSFET brings significant advantages: Scalability, high current drive, low short channel effects, excellent transconductance. The results represents the variation of the parameters like threshold voltage, Transcapacitance under different biasing and other constraints, this would necessarily establish their effect on the performance of the device, particularly in the device characteristics. This study can be extended for different illumination conditions of DG MOSFET, which may in turn increase the performance of the device. The futurescope of this study also exist in the comparative study of various multigate devices.

### 4. REFERENCES

- Antoniadis, D.A., I. Aberg, C. NiChleirigh, O.M. Nayfeh and A. Khakifirooz *et al.*, 2006. Continuous MOSFET performance increase with device scaling: The role of strain and channel material innovations. *IBM J. Res. Dev.*, 50: 363-376. DOI: 10.1147/rd.504.0363
- Brown, A.R., J.R. Watling and A. Asenov, 2002. A 3-D atomistic study of archetypal double gate MOSFET structures. *J. Comput. Electron.*, 1: 165-169. DOI: 10.1023/A:1020704919992
- Chaudhry, A. and M.J. Kumar, 2004. Controlling short-channel effects in deep submicron SOI MOSFETs for improved reliability: A review. *IEEE Trans. Device Mater. Rel.*, 4: 99-109. DOI:10.1103/PhysRevA.69.042703
- Dunga, M.V., C.H. Lin, X.J. Xi, D.D. Lu and A.M. Niknejad *et al.*, 2006. Modeling advanced FET technology in a compact model. *IEEE Trans. Elec. Devices*, 53: 1971-1978. DOI: 10.1109/TED.2005.881001
- Jazaeri, F., L. Barbut and J. Michel, 2013. Transcapacitance modeling in junctionless symmetric double-gate MOSFETs. *IEEE Trans. Elec. Devices*, 60: 4034-4040. DOI: 10.1109/TED.2013.2285013
- Keyes, R.W., 1986. High-mobility FET in strained silicon. *IEEE Trans. Elec. Devices*, 33: 863-863. DOI: 10.1109/T-ED.1986.22579
- Kumar, M.J., V. Venkataraman and S. Nawal, 2007. Impact of strain or ge content on the threshold voltage of nanoscale strained-Si/SiGe Bulk MOSFETs. *IEEE Trans. Dev. Materials Reliability*, 7: 181-187. DOI: 10.1109/TDMR.2006.889269
- Mohapatra, S.K., K.P. Pradhan and P.K. Sahu, 2012. Nanoscale SOI n-MOSFETs with different gate engineering having biaxial strained channel-a superlative study. *J. Electron Devices*, 15: 1261-1268.
- Smith, S., 2008. *Microelectronic circuits*.
- Vaddi, R., R. Agarwal and S. Dasgupta, 2012. compact modeling of a generic double-gate MOSFET with Gate-S/D underlap for subthreshold operation. *IEEE Trans. Electron Dev.*, 59: 2846-2849. DOI: 10.1109/TED.2012.2208464
- Widiez, J., J. Lolivier, M. Vinet, T. Poiroux and B. Previtali *et al.*, 2005. Experimental evaluation of gate architecture influence on DG SOI MOSFETs performance. *IEEE Trans. Elec. Dev.*, 52: 1772-1779. DOI: 10.1109/TED.2005.851824
- Young, K.K., 1989. Short-channel effect in fully depleted SOI MOSFETs. *IEEE Trans. Elec. Dev.*, 36: 399-402. DOI: 10.1109/16.19942