Research Article Open Access

Efficient Realization of S-Box based reduced Residue of Prime Numbers using Virtex-5 and Virtex-6 FPGAs

Mohammed H. Al Mijalli1
  • 1 ,
American Journal of Applied Sciences
Volume 8 No. 8, 2011, 754-757

DOI: https://doi.org/10.3844/ajassp.2011.754.757

Submitted On: 18 May 2011 Published On: 18 July 2011

How to Cite: Al Mijalli, M. H. (2011). Efficient Realization of S-Box based reduced Residue of Prime Numbers using Virtex-5 and Virtex-6 FPGAs. American Journal of Applied Sciences, 8(8), 754-757. https://doi.org/10.3844/ajassp.2011.754.757

Abstract

Problem statement: The S-Box transformation is a computationally intensive and important operation of the Advanced Encryption Standard (AES). Approach: This study presents the comparative study between reduced Residue of Prime Numbers and Galois Filed GF (28) based SBoxes using Virtex-5 and Virtex-6 FPGA devices. The implementation of S-Boxes is done using Very High speed integrated circuit Hardware Description Language (VHDL). Results: The results obtained from Virtex-6 FPGA show that the proposed method runs at a clock frequency of 0.785ns, which is three times faster than S-Box based on Galois Filed GF (28). Conclusion: The reduced version of the S-Box based on prime number shows promising results as compared to Galois Field GF (28) based SBox, which could be used in AES to increase its complexity and add more confusion.

  • 1,025 Views
  • 2,115 Downloads
  • 3 Citations

Download

Keywords

  • Advanced Encryption Standard (AES)
  • Field Programmable Gate Array (FPGA)
  • Galois Field GF (28)
  • reduced residue of prime number
  • Virtex-5
  • Virtex-6
  • VHDL