HIGH SPEED PROBABILISTIC ADDER FOR SIGNAL PROCESSING SUBSYSTEMS
C. G. Ravichandran and S. Venkateshbabu
DOI : 10.3844/jcssp.2014.737.744
Journal of Computer Science
Volume 10, Issue 5
This study proposes a new high performance and low power adder using new design style called probabilistic is proposed. The design of a probabilistic adder that achieves low power and high speed operation. The delay and power dissipation are reduced by dividing the adder into two parts to reduce the carry chain. This dividing approach reduces active power by minimizing extraneous glitches and transitions. It is an approach for the design and comparison of 16-bit adders for low-power signal processing applications. Simulation and Synthesis results show that the proposed adder outperforms the conventional adders in terms of power consumption, delay and transistor count.
© 2014 C. G. Ravichandran and S. Venkateshbabu . This is an open access article distributed under the terms of the Creative Commons Attribution License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original author and source are credited.